Dual-Gated MoS$_2$/WSe$_2$ van der Waals Tunnel Diodes and Transistors

Tania Roy, Mahmut Tosun, Xi Cao, Hui Fang, Der-Hsien Lien, Peida Zhao, Yu-Ze Chen, Yu-Lun Chueh, Jing Guo, and Ali Javey*

†Electrical Engineering and Computer Sciences, University of California, Berkeley, California 94720, United States, ‡Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, United States, §Berkeley Sensor and Actuator Center, University of California, Berkeley, California 94720, United States, †Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida, United States, ^Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, and #Materials Science and Engineering, National Tsing Hua University, Hsinchu, Taiwan.

T. Roy, M. Tosun, and X. Cao contributed equally.

ABSTRACT

Two-dimensional layered semiconductors present a promising material platform for band-to-band-tunneling devices given their homogeneous band edge steepness due to their atomically flat thickness. Here, we experimentally demonstrate interlayer band-to-band tunneling in vertical MoS$_2$/WSe$_2$ van der Waals (vdW) heterostructures using a dual-gate device architecture. The electric potential and carrier concentration of MoS$_2$ and WSe$_2$ layers are independently controlled by the two symmetric gates. The same device can be gate modulated to behave as either an Esaki diode with negative differential resistance, a backward diode with large reverse bias tunneling current, or a forward rectifying diode with low reverse bias current. Notably, a high gate coupling efficiency of ~80% is obtained for tuning the interlayer band alignments, arising from weak electrostatic screening by the atomically thin layers. This work presents an advance in the fundamental understanding of the interlayer coupling and electron tunneling in semiconductor vdW heterostructures with important implications toward the design of atomically thin tunnel transistors.

KEYWORDS: transition metal dichalcogenide · electron tunneling · negative differential resistance · TFET · steep · 2D

Scaling of the metal-oxide-semiconductor field-effect transistors (MOSFETs) in the IC industry for over 5 decades and 16 technology nodes has been driven in parallel with the reduction of the operating voltage to balance out the power dissipation and consumption of the electronic systems. The inadequate scaling of operating voltage, $V_{DD}$, with increasingly diminishing technology node, however, has led to power consumption issues recently as the MOSFETs approach their minimal $V_{DD}$, which is governed by their switching mechanism. Specifically, the carrier injection in MOSFETs is based on thermionic emission over the energy barrier at the source, which theoretically limits the MOSFETs’ subthreshold swing to $SS \approx 60$ mV/dec at room temperature and places a floor for threshold voltage scaling as well. In order to maintain a minimum $I_{ON}/I_{OFF}$ of ~$10^6$, the supply voltage is thus limited to about $6 \times 60$ mV, corresponding to $V_{DD} \approx 360$ mV in the most optimistic case. In reality, $SS$ for state-of-the-art MOSFETs is larger than the theoretical limit, and furthermore, to obtain sufficiently high ON-state currents for fast switching operations, a higher $V_{DD}$ needs to be applied. This supply voltage limitation of MOSFETs represents an important challenge...
facing the IC industry given the continued increase in transistor density. Therefore, exploring new switching mechanisms is of fundamental interest for future energy-efficient electronics. One promising alternative switch to a MOSFET is a tunneling field-effect transistor (TFET), where carrier injection is governed by band-to-band tunneling (BTBT) of electrons, which does not depend on thermal processes. Thus, in principle, SS < 60 mV/dec should be achievable with TFETs. To date, significant progress has been made in exploring a wide range of TFET device architectures using carbon nanotubes and Si, Si–Ge, and III–V semiconductors. Both homojunction and heterojunction device configurations have been explored, with the heterojunction devices exhibiting higher ON-state current densities due to the ability to obtain sufficiently small (or even zero) tunneling barrier heights by using materials with proper band alignments. Despite tremendous advancements in the field, to date a TFET with SS < 60 mV/dec over multiple current decades and high ON-state current densities has not been demonstrated experimentally. Various studies have shown that the band edge roughness of the explored semiconductors in combination with the trap states at the surface and heterojunction interfaces are limiting the switching steepness of the experimental devices. Specifically, imperfections at the tunneling interface due to lattice mismatch and spatial inhomogeneity in thickness and composition can reduce the sharpness of the band edges. In addition, doping is known to further reduce band edge sharpness given the random distribution of the dopant atoms in the lattice. To overcome these fundamental limitations, exploration of new material systems is required. For instance, transition metal dichalcogenides (TMDCs), a family of two-dimensional layered materials, show promise toward obtaining steep band edge tunneling devices due to their layered crystal structure. The ability to stack one two-dimensional material onto another can create an atomically sharp interface, without any unwanted atomic diffusion or dislocation propagation due to lattice mismatch. The absence of dangling bonds and a surface native oxide (for the TMDCs investigated in this work) allows for the formation of ultrathin vertical heterostructures with minimal trap states. Sharpness of the band edges in MoS2 and WSe2 monolayers as well as MoS2/WSe2 heterobilayers has been previously reported by using photoluminescence measurements. A nearly identical inverse slope of 30 mV/dec was reported from the analysis of the band tails of monolayers and heterobilayers, signifying that sharp band edges can be experimentally obtained in van der Waals (vdW) heterostructures. Given this measured optical band edge sharpness, it is feasible to envision that tunneling devices with SS ≈ 30 mV/dec should be, in principle, possible when using vdW heterostructures. However, before the realization of tunnel transistors using TMDC heterostructures, band-to-band tunneling and its fundamental properties in these vdW materials need to be explored. Electronic and optoelectronic properties of vdW heterostructures, based on graphene, h-BN, and TMDCs have been studied extensively in the recent past. For instance, graphene–insulator–graphene heterostructures have exhibited interlayer tunneling with negative differential resistance (NDR). While demonstrating the feasibility of vertical tunneling of electrons in vdW heterostructures, graphene-based tunnel devices cannot be effectively turned off due to the lack of an intrinsic band gap. In the past year, significant research has been carried out on MoS2/WSe2 heterostructures. Artificially stacked exfoliated monolayer MoS2/WSe2 heterostructures exhibit a Stokes-like shift in the photoluminescence peak and the lowest absorption peak, suggestive of a spatially direct absorption and spatially indirect emission in a type II band alignment with strong interlayer electronic coupling. These heterostructures exhibit rectifying diode behavior, with rectification of 4 orders of magnitude in the forward bias current, which can be gate controlled. However, a detailed study to investigate vertical BTBT in TMDC-based heterojunctions has not been reported, and it is yet unknown as to whether an efficient BTBT current density can be obtained in TMDC vdW devices. In theory, by electrostatically tuning the band alignment from type II to type III (broken gap), vertical tunneling of electrons from the valence band of one layer to the conduction band of another can be initiated. Tunneling junctions and the realization of a Zener diode, whose reverse bias breakdown is caused by BTBT, are the first steps toward eventual fabrication of a TFET. In addition to their use as the building block of TFETs, Zener diodes are commonly used in analog circuits due to their high nonlinearity. Thus, exploration and characterization of Zener diodes based on TMDC heterostructures is of tremendous scientific and technological interest. In this work, dual-gated MoS2/WSe2 heterostructure tunnel diodes and transistors are examined experimentally and theoretically. The electrostatic potential and carrier concentration of MoS2 and WSe2 layers are independently controlled by two separate gate electrodes. Symmetric dual-gate device architecture is essential, compared to single-gate or asymmetric dual-gate structures, in order to effectively control the band alignment at the vertical heterojunction by independently modulating the electric potential in both top and bottom layers. In the case of single-gate or asymmetric dual-gate structures, the electric field from one gate dominates the potential of both layers, resulting in poor controllability of the heterojunction. Selective electron and hole contacts are made to MoS2 and WSe2 layers, respectively. By using this device
Zener tunneling is observed in the reverse bias, when the two gates are biased at opposite polarities such that the MoS$_2$ and WSe$_2$ layers are in strong electron and hole accumulation modes, respectively. Under such a circumstance, the device resembles an n$^+$/p$^+$ diode with a large built-in potential, $V_{\text{bi}}$, operating as a backward diode. Some of the devices also exhibit negative differential resistance in the forward bias, indicative of Esaki diode character and a broken gap (type III) band offset. When the same device is subjected to lower gate fields, the band offset at the heterojunction is changed to a staggered gap (type II), resulting in lower reverse bias tunneling currents and higher forward bias diffusion current due to reduced $V_{\text{bi}}$. Thus, the same device is shown to behave in various diode regimes, merely by tuning the gate voltage, a phenomenon unseen in covalently bonded semiconductor material systems. This controllability of the diode operation regime was observed in six fabricated devices, with nearly identical thickness of MoS$_2$ and WSe$_2$ components ranging from 2 to 8 layers. In conventional semiconductor devices, the same device cannot behave as both forward rectifying and backward/tunnel diodes, since they require different chemical doping conditions.

Another fundamental difference in the material properties of vdW heterostructures compared to conventional semiconductor heterostructures is in the bonding at the tunneling interface. Heterostructures of III–V compounds and Si–Ge have covalent bonding at the interface that pins the band offsets at the tunneling interface, irrespective of the doping level and the applied voltage, unless an insulator layer is grown in between the layers. In contrast, in the vdW heterostructures, potential can be dropped across the vdW gap, thus allowing the bands of the two material components to freely move with respect to each other at the junction by the applied drain voltage or electrostatic doping by the two gates. Therefore, vdW heterostructures provide a new degree of freedom in terms of modulation of the band offsets at the tunneling interface.

Figure 1. Device structure. (a) Optical microscope images and (b) corresponding schematics (not to scale) for the fabrication process steps of a representative dual-gated MoS$_2$/WSe$_2$ diode. (i) Local bottom gate electrode with Ni as the metal electrode and ZrO$_2$ as the gate dielectric. (ii) MoS$_2$ and WSe$_2$ layers dry-transferred onto the bottom gate and etched to form a rectangular heterostructure. (iii) Metal contacts to MoS$_2$ (Ni) and WSe$_2$ (Pd) deposited, as source and drain electrodes, respectively. (iv) Top-gate stack with ZrO$_2$ as the gate dielectric and Ni metal as the electrode. Scale bar = 10 μm in all optical images. (c) Three-dimensional schematic of the device (not to scale). (d) Cross-sectional TEM image of a representative device showing the symmetric dual-gate structure. (e) High-resolution STEM image of the same heterostructure, consisting of 4 layers of MoS$_2$ and WSe$_2$. (f) EDS mapping of the heterostructure.
Figure 1 shows the fabrication process and corresponding optical images of a dual-gated MoS$_2$/WSe$_2$ tunnel diode. A local back gate was fabricated (see Methods), as shown in Figures 1a(i) and b(i). MoS$_2$ flakes were mechanically exfoliated onto a Si/SiO$_2$ carrier chip. The carrier chip was spin coated with PMMA. The MoS$_2$ flake of interest was dry-transferred onto the targeted local back gate using a previously reported pick and transfer process. The sample was annealed at 180 °C for 2 min to ensure proper adhesion of the flake to the substrate. The PMMA layer was removed by using dichloromethane, leaving the flake attached to the local back gate. A WSe$_2$ flake was transferred on top of the MoS$_2$ layer using the same transfer method. WSe$_2$ was aligned over MoS$_2$ in such a way as to avoid overlap in the edge regions, in order to allow for selective electrical contacts to each layer. The heterojunction (i.e., overlap region) is therefore only in the middle of the flake. The rectangular heterostructure shape was defined via electron beam lithography and etched using XeF$_2$ gas. This shape formation is important for eliminating unwanted current paths such as those from nonoverlapping MoS$_2$/WSe$_2$ regions along the width of the device (Figure 1a(ii) and b(ii)). Ni electrodes were patterned as electron contacts to MoS$_2$. Special attention is drawn to the fact that Ni does not contact WSe$_2$ or the heterostructure. Pd electrodes were then patterned to act as hole contacts to WSe$_2$. The fabricated structure with the contacts is shown in Figure 1a(iii) and b(iii). A top gate stack was then patterned on the heterostructure area. The device is designed such that the bottom and top gates overlap the heterostructure area in the middle of the device. The bottom gate also overlaps the electron contact to the MoS$_2$ layer, while the top gate overlaps the hole contact to WSe$_2$ in order to minimize the parasitic resistances in the device. Figure 1a(iv) shows the optical image of a representative dual-gate MoS$_2$/WSe$_2$ device. The heterostructure area is defined by the overlapped region of the bottom and the top gates, as shown in the schematic of Figure 1b(iv). Figure 1c shows the corresponding three-dimensional schematic of the complete device. A cross-sectional transmission electron microscope (TEM) image of a representative device is shown in Figure 1d, clearly depicting the symmetric dual-gate structure. The high-resolution scanning TEM (STEM) image of the MoS$_2$/WSe$_2$ heterostructure (Figure 1e) shows a sharp and clean interface between MoS$_2$ and WSe$_2$, with each material being ∼4 atomic layers in thickness. Figure 1f shows the energy-dispersive X-ray spectroscopy (EDS) mapping of the heterostructure. The top 4 layers are composed of W and Se, while the bottom layers are composed of Mo and S. Figure S1 shows the Raman spectra from the MoS$_2$/WSe$_2$ heterostructure in a dual-gated device.

RESULTS AND DISCUSSION

The fabricated devices were electrically characterized at different temperatures and under different drain and gate voltages. Figure 2a shows the operation of a dual-gated MoS$_2$/WSe$_2$ heterostructure diode at 77 K. The MoS$_2$/WSe$_2$ heterostructure for this device consists of 8−10 layers of MoS$_2$ and 6−8 layers of WSe$_2$ as measured by atomic force microscopy (AFM). The MoS$_2$/WSe$_2$ heterostructure area is 2.8 μm$^2$. The $I_D$−$V_D$ of the diode is shown as a function of varying WSe$_2$ gate voltage, $V_{\text{Gate-WSe}_2}$, while keeping the MoS$_2$ gate voltage, $V_{\text{Gate-MoS}_2}$, constant at 3 V (Figure 2a). At $V_{\text{Gate-MoS}_2} = 3$ V, the MoS$_2$ layer is electrostatically rendered highly n-type, due to strong accumulation of electrons. When $V_{\text{Gate-WSe}_2} = -2$ V, the WSe$_2$ layer can be assumed to be in a condition of weak accumulation of holes. The device resembles an n+/p diode with a staggered gap band offset. Under this condition, the diode demonstrates the expected rectification in the forward bias due to diffusion current, with low reverse bias current limited by the noise floor of the measurement setup. A forward to reverse current rectification of 7 orders of magnitude is observed. When $V_{\text{Gate-WSe}_2}$ is decreased to −2.5 V, the WSe$_2$ layer is further accumulated with holes. In this situation, $V_{\text{bi}}$ of the diode increases, resulting in lower forward bias current for the same drain voltage conditions as in the previous case. A significant reverse bias current arises at $V_D < -0.5$ V and is due to Zener tunneling of
electrons in the valence band of WSe$_2$ to the conduction band of MoS$_2$. Upon further decrease of $V_{\text{Gate-WSe}_2}$ to $-3$ V, the accumulation of holes in WSe$_2$ increases further. In this case, the device resembles an $n+/p+$ diode, and the forward bias current diminishes below the noise floor of the measurement setup, due to increased $V_{\text{bi}}$ for the same drain voltage range (1 V) used in the previous two cases. The reverse bias current is increased and is 4 orders of magnitude larger than the forward current, which is at the noise level. The device behaves like a backward diode, where the reverse bias current due to Zener tunneling is larger than the forward bias current for the applied drain voltage range of $-0.75$ to $1$ V. Thus, we demonstrate a four-terminal diode whose operation regimes are highly controllable by its dual gates, without the application of any physical dopant. Similar tunability of operation regimes of a MoS$_2$ (bilayer)/WSe$_2$ (bilayer) device is shown in Figure S2.

It is important to understand the efficiency of gate control in moving the band edges of MoS$_2$ and WSe$_2$ at the heterointerface. In order to elucidate the gate control electrostatics on the diode behavior, Figure 2b shows the tunability of the same device at $V_{\text{Gate-WSe}_2}$ varying from $-0.9$ to $-2$ V with an increment of $100$ mV at $77$ K. $V_{\text{Gate-MoS}_2}$ is kept at a constant voltage of $2$ V, resulting in the accumulation of electrons in MoS$_2$. The device exhibits Zener tunneling (marked “BTBT” in Figure 2b) in the reverse bias, and the tunneling onset voltage shifts to more negative $V_D$ as $V_{\text{Gate-WSe}_2}$ is made less negative. Simultaneously, the minority carrier drift current, often referred to as the reverse bias saturation current, $I_0$, increases as $V_{\text{Gate-WSe}_2}$ is made less negative. This behavior is expected since the minority (majority) carrier concentration in WSe$_2$ is decreased (increased) as higher gate fields are applied to WSe$_2$. The device operates like a classical diode when the chemical doping concentrations of the two components are changed. Here, moreover, the same device can be readily modulated to exhibit different carrier concentrations by tuning the two gate voltages. Figure 2c shows the reverse bias tunnel onset voltage (i.e., tunneling breakdown voltage), $V_{\text{tunnel}}$, as a function of $V_{\text{Gate-WSe}_2}$. $V_{\text{tunnel}}$ is defined as the voltage at which a tunnel current of $10^{-11}$ A is measured. The slope of $V_{\text{tunnel}}$ vs $V_{\text{Gate-WSe}_2}$ gives the gate coupling factor or the gate efficiency $\eta$ (Figure 2c). It signifies that for each volt applied to the gate, the Fermi level can be moved by $0.84$ V. This high gate efficiency arises from the use of high-$k$ gate dielectrics and thin MoS$_2$ and WSe$_2$ layers. We observe saturation in the reverse bias tunneling current and the forward bias current due to the large parasitic resistance of the contacts, especially for WSe$_2$, since the contact regions were not doped. This large parasitic resistance also lowers the steepness of the BTBT current in our fabricated diodes. In the future, doping of contacts needs to be explored for lower parasitic resistances.

A phenomenological device model is developed to further understand the gate-bias-dependent diode characteristics (Figure 3). Electrostatic potential for each TMDC layer is obtained by solving the Poisson statistics equations self-consistently with the Poisson equation in the form of a capacitance model, which is described in a previous work on vertical tunneling transistors. Then, two mechanisms are taken into account in source–drain current calculation for interlayer carrier transport. The first one is an elastic process at the interface, including the direct tunneling and thermionic emission, which is shown as path I in Figure 3b. The current generated by this process can be described by

$$J_{\text{el}} = \frac{q}{\alpha} \int D_{\text{MoS}_2} (E - qV_{\text{MoS}_2}) D_{\text{WSe}_2} (E - qV_{\text{WSe}_2})$$

where $D_{\text{MoS}_2}$ is the density of state (DOS) for each TMDC and $f_{\text{MXX}_2}$ is the source/drain Fermi level. $V_{\text{MoS}_2}$ and $V_{\text{WSe}_2}$ are electrostatic potentials of the MoS$_2$ and WSe$_2$ layer, which account for both gate and drain bias and can be solved self-consistently as described before. $\hbar$ is the reduced Planck’s constant, $q$ is electron charge, and $\alpha$ is a fitting parameter that is related to the elastic transport time as $\tau_1 = \hbar/(\alpha D_{\text{MoS}_2})$. For simplicity, the DOS in the conduction or valence band is assumed to be constant, which is similar to previous studies on tunneling devices. The band tail states whose DOS exponentially decay as a function of the difference between the energy $E$ and the band edge energy are included in the band gap.

Besides this elastic process, there is also an inelastic interlayer carrier recombination process. Different from a conventional PN junction, the atomically thin junction does not have any depletion region in the vertical direction. Thus, the majority of holes in WSe$_2$ are in direct contact with the majority of electrons in MoS$_2$, separated by only a vdW gap. As a result, the interlayer majority carrier recombination is pronounced. This inelastic process can be either photon or phonon assisted. We refer to this inelastic process as current path II, as illustrated in the schematic of Figure 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Thus, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b. Simply, we adapted a second transport process as current path II, as illustrated in the schematic Fig. 3b.
Shockley Read Hall (SRH) mechanism for interlayer majority carrier recombination, and an assumption of the Langevin mechanism results in a different quantitative equation but does not change the qualitative conclusions. Finally, the total current conducted by the PN junction is the addition of these two processes, \( J = J_e + J_{ne} \). Figure 3a and c show the simulated \( I_D/V_D \) characteristics of a bilayer/bilayer diode under two different gate voltage conditions, with \( \tau_2/\tau_1 = 1 \). At high gate overdrive voltages (Figure 3a), both the MoS\(_2\) and WSe\(_2\) layers remain accumulated even when a moderate reverse bias is applied. As a result, Zener tunneling takes place through band edge states or the band tail states in the band gap region very close to the band edge. The reverse bias current is contributed by Zener tunneling and is nonsaturating. In comparison, at a lower top gate overdrive voltage (Figure 3c), the WSe\(_2\) layer becomes depleted as a reverse bias is applied. The depletion leads to a saturated reverse bias current. The results indicate that the operation modes of the diode can be modulated by the applied gate voltage, qualitatively consistent with the experiment. The quantitative difference can be attributed to us ignoring the parasitic resistance and noise in simulations and the uncertainty of the material and device parameters. The following parameters were used in the simulations: in Figure 3a, \( n_0 = 1.01 \times 10^{13} \text{ m}^{-3}, p_0 = 2.91 \times 10^{11} \text{ m}^{-3} \), while in Figure 3c, \( n_0 = 3.15 \times 10^{14} \text{ m}^{-3}, \) with \( n_0 \gg p_0 \). Figure S3a,b show the simulated band diagrams for a MoS\(_2\) (bilayer)/WSe\(_2\) (bilayer) device, indicating the influence of the gate on each layer.

We measured the diode characteristics as a function of temperature in order to further analyze the dual-gated MoS\(_2\)/WSe\(_2\) heterostructure (Figure 4). Here, the device consists of a MoS\(_2\)/WSe\(_2\) stack with each material being 2 layers in thickness. The MoS\(_2\)/WSe\(_2\) overlap area is 18 \( \mu \text{m}^2 \). To obtain backward diode characteristics, the device was biased with \( V_{\text{Gate-MoS}_2} = 3.5 \text{ V} \) and \( V_{\text{Gate-WSe}_2} = -4 \text{ V} \), and the corresponding \( I_D/V_D \) characteristics are shown in Figure 4a. The tunnel current onset voltage shifts positively with increasing temperature, which is a characteristic of the Zener tunneling processing due to the change in the band gap (and band tail states) with temperature. The tunnel current onset voltage, \( V_{\text{tunnel}} \), is defined as the voltage with the reverse bias tunnel current of \( 10^{-13} \text{ A} \). The slope of \( V_{\text{tunnel}} \) vs \( T \) is the temperature
coefficient of tunneling breakdown, $\theta$, in the MoS$_2$/WSe$_2$ materials system, which is measured to be $-4.8$ mV/K (Figure 4b). This temperature coefficient is similar in value to a typical Si Zener diode, which has a reported coefficient of $-2$ to $-3$ mV/K. The temperature dependence of the forward rectifying characteristics, corresponding to lower applied gate fields, of the same device is shown in Figure 4c. The built-in potential, $V_{bi}$, decreases with increasing temperature, and the slope of the forward bias current decreases slightly with temperature. The reverse bias current for this diode configuration increases with temperature as the recombination-generation current increases. Figure 4d shows the inverse slope, in mV/dec, of the tunnel current for the backward diode configuration and the forward current for the forward-rectifying diode configuration as a function of inverse temperature. The inverse slope of the tunnel current remains nearly constant with temperature, as expected for Zener tunneling. The inverse slope of the forward current decreases slightly with inverse temperature. This is in contrast to a covalently bonded p–n junction, where the forward bias current is dominated by diffusion of majority carriers with its inverse slope changing linearly with $T$. The lack of strong temperature dependence in the forward bias current suggests that an inelastic current mechanism (path II in Figure 3b) dominates the forward bias current over the diffusion current. This is consistent with previous photoluminescence studies, where the main exciton recombination was shown to be spatially indirect arising from the recombination of electrons in MoS$_2$ with holes in WSe$_2$.\textsuperscript{13,21}

The carrier transport time, $\tau_2$, described earlier for this inelastic process can vary across samples, due to the quality of the interface during device fabrication. If $\tau_2$ is long compared to $\tau_1$, the elastic tunneling (i.e., BTBT) process can dominate over the inelastic recombination process in the forward bias. Figure 5 shows the electrical characteristics of another dual-gated MoS$_2$/WSe$_2$ device. The stack consists of 4 MoS$_2$ layers and 4 WSe$_2$ layers, with an overlap area of 4.6 $\mu$m$^2$. When $V_{Gate-MoS2} = 3$ V and $V_{Gate-WSe2} = -3$ V, the device exhibits negative differential resistance in the forward bias, as shown in Figure 5a, thus behaving like an Esaki diode. Both the NDR peak position and peak-to-valley ratio are controlled by the applied gate voltages. As $V_{Gate-WSe2}$ is made more negative, the NDR peak position shifts to higher positive voltage and the peak-to-valley ratio increases. The peak of the NDR signifies the position when the conduction band edge of MoS$_2$ is aligned with the valence band edge of WSe$_2$. By varying $V_{Gate-WSe2}$, the drain bias at which the MoS$_2$ conduction band edge and WSe$_2$ valence band edge are aligned is varied. Thus, the voltage position of the peak of the NDR as a function of $V_{Gate-WSe2}$ is an indicator of the gate coupling efficiency. A gate coupling efficiency of ~80% is obtained (Figure 5b), which is consistent with the previous devices. It is worth noting that no correlation of observation of NDR with the flake thicknesses (for the explored thickness range of up to 10 layers) was observed in our experiments. A detailed investigation of device characteristics as a function of flake thicknesses and the corresponding band structures should be carried out in the future.
Figure 5c shows the temperature dependence of the NDR at $V_{\text{Gate-MoS}_2} = 3$ V and $V_{\text{Gate-WSe}_2} = -3$ V. The NDR diminishes after 175 K due to thermionic current suppressing the tunneling current in the forward bias. Figure 5d shows the simulated $I_D/C_0$ characteristics at different temperatures, under a bias condition of $V_{\text{Gate-MoS}_2} = 3$ V and $V_{\text{Gate-WSe}_2} = -3$ V. A lifetime ratio of $\tau_2/\tau_1 = 100$ is assumed. The results show clear NDR behaviors at low temperature. At a low forward bias near equilibrium, an elastic carrier transport path, corresponding to BTBT, contributes to the current. As the applied forward bias increases, the elastic carrier transport path is closed with the overlap of the band edges diminishing, leading to an NDR characteristic. Similar to experiments, NDR is only observed at low temperatures.

The simulated NDR is much more pronounced compared to the experimental $I_D/C_0$ vs $V_D$ even by considering a nonideal band edge with a decaying band gap state of 30 meV/decade. To explain the lower peak-to-valley ratio observed in the experiment, we further examine the role of the inelastic transport denoted as path II in Figure 3b. Decrease of the interlayer recombination time results in a more efficient path II, as shown in Figure 5e and increase of the valley current. As shown in Figure 5f, the simulated peak-to-valley current ratio is sensitive to the ratio of the carrier transport times of the inelastic interlayer transport process, $\tau_2$, and the elastic interlayer carrier transport process, $\tau_1$. A low peak-to-valley ratio of the NDR characteristics in the experimental device is, therefore, due to efficient interlayer majority carrier recombination.

**CONCLUSION**

In conclusion, we have demonstrated band-to-band tunneling current in vertical MoS$_2$/WSe$_2$ heterostructures by using a symmetric dual-gate device architecture. The same device can be operated as an Esaki diode, a backward diode, or a forward rectifying diode by tuning the applied gate voltages, making the device highly versatile. Notably, a high gate coupling efficiency of $\sim$80% is demonstrated for tuning the band offsets at the MoS$_2$/WSe$_2$ vertical interface. Theoretical simulations confirm that the diode operation modes can be easily modulated by the two gates due to weak electrostatic screening by the 2D layers. Both experiments and theory depict the importance of inelastic current transports in vdW vertical heterostructures in the forward bias operation mode, arising from lack of a charge depletion region along the vertical direction. The demonstration of 2D-to-2D tunneling is an important finding in semiconducting layered materials. This work establishes the possibility of using vdW semiconductor heterostructures in tunnel transistors for future low-power electronics.

**METHODS**

**Device Fabrication.** The bottom gate was fabricated using electron-beam lithography, with 50 nm Ni contact thermally evaporated, followed by 20 nm ZrO$_2$ deposited by atomic layer deposition at 110 °C. MoS$_2$/WSe$_2$ flakes were patterned next. Ni (50 nm) was thermally evaporated as contact to MoS$_2$, and 50 nm of Pd was e-beam evaporated as contact to WSe$_2$. For the
top gate stack, SiO$_2$ (~1 nm) was evaporated as a sacrificial layer for atomic layer deposition of ZrO$_2$ (20 nm) deposited at 110 °C as the gate dielectric. Ni (50 nm) was then evaporated as the top gate contact.

**Electrical Measurements.** The MoS$_2$/WSe$_2$ heterostructure devices were electrically characterized under vacuum in a Lakeshore cryo-probe station. Devices were measured using an Agilent B1500A semiconductor parameter analyzer.

**Acknowledgment.** The device fabrication and characterization was funded by the Center for Low Energy Systems Technology (LEAST), one of six centers supported by the STARNet phase of the Focus Center Research Program (FCRP), a Semiconductor Research Corporation program sponsored by MARCO and DARPA. The material processing, including the dry-transfer steps for the heterostacks, was funded by the Director, Office of Science, Office of Basic Energy Sciences, Material Sciences and Engineering Division of the U.S. Department of Energy, under Contract No. DE-AC02-05CH11231. H.F. and P.Z. were funded by NSF EEC.

**REFERENCES AND NOTES**


