Wednesday EXAM-2, Nov 18

Magnetoelectronics Optoelectronics Digital Electronics Pulsed ICs

Due Wed, Nov 18

Homework Ch. 21 Lab-8a and 8b in one report

Review Digital Circuits

□ Inside Computers

Very large-scale integration (VLSI) CPU, central processing unit > 10⁹ transistors (Minecraft computer)

Truth Table

Output for each miniterm (=1)

 $\Box Karnaugh Map (simplification \rightarrow \rightarrow \rightarrow)$ graphical matrix solution combine groups of miniterms (yellow) wrap around sides to combine (blue) use miniterm more than once (orange)

| | Truth Table | | | | | | | |
|-----|-------------|---|---|---|-----|--|--|--|
| Row | / A | В | С | D | Out | | | |
| 1 | 1 | 1 | 1 | 1 | 0 | | | |
| 2 | 1 | 1 | 1 | 0 | 0 | | | |
| 3 | 1 | 1 | 0 | 1 | 1 | | | |
| 4 | 1 | 1 | 0 | 0 | 0 | | | |
| 5 | 1 | 0 | 1 | 1 | 1 | | | |
| 6 | 1 | 0 | 1 | 0 | 0 | | | |
| 7 | 1 | 0 | 0 | 1 | 1 | | | |
| 8 | 1 | 0 | 0 | 0 | 1 | | | |
| 9 | 0 | 1 | 1 | 1 | 0 | | | |
| 10 | 0 | 1 | 1 | 0 | 0 | | | |
| 11 | 0 | 1 | 0 | 1 | 0 | | | |
| 12 | 0 | 1 | 0 | 0 | 0 | | | |
| 13 | 0 | 0 | 1 | 1 | 0 | | | |
| 14 | 0 | 0 | 1 | 0 | 0 | | | |
| 15 | 0 | 0 | 0 | 1 | 0 | | | |
| 16 | 0 | 0 | 0 | 0 | 1 | | | |

Karnaugh Map Rules

RULE-1: Order top/side table axes, vary only one bit when moving to next cell

RULE-2: group even numbers of "1"s that are adjacent (You can wrap around the cylinder, as in AB=10 \rightarrow CD=00)

RULE-3: Each group is one miniterm

RULE-4: If input is both "0" and "1" you don't need that input

| | Truth Table | | | | |
|----------------|-------------|----|----|----|----|
| | AB | 00 | 01 | 11 | 10 |
| K-map | CD | | | | |
| Simplification | 00 | 1 | 0 | 0 | 1 |
| \rightarrow | 01 | 0 | 0 | 1 | 1 |
| | 11 | 0 | 0 | 0 | 1 |
| | 10 | 0 | 0 | 0 | 0 |
| | | | | | |

5 & 6-variable K-map



Calendar of Topics Covered Physics PHYS 2371/2372, Electronics for Scientists Don Heiman and Hari Kumarakuru Northeastern University, Fall 2020

Also see Course Description and Syllabus

This is a schedule of the topics covered, but it may be modified occasionally (11/07/2020).

| Week # | Lectures | Weekly Topics (Chs.) | Homework (Ch-Problem) | Lab Experiments (always look for latest version) |
|---------------------------------|--|--|--------------------------|---|
| VII Oct 19, 21-23 MON/WED | MONDAY EXAM-I | Wed Lecture <u>Magnetoelectronics</u> <u>Magnetoelectronics Lecture</u> Magnetic induction/flux Transformers (Ch-11) | <u>11-all</u> | <u>Lab-6, Build a Magnetometer</u> Lab-6 video, Lab-6 data |
| VIII Oct 28-30 | Wed Lecture Optoelectronics Optoele Lecture | Photodiode, LED, laser | none | Lab-7, Optoelectronics (coupled LED-photodiode) Lab-7 Optoele video |
| IX Nov 2, 4-6 MON/WED | <u>MON Digital-1</u> <u>Digital-1 video</u> <u>WED Digital-2</u> <u>Digital-2 Lecture</u> | <u>Mon/Wed Lectures</u> Digital Logic (Ch-19,22), Binary Numbers (Ch-54) Logical Networks (Ch-20) | <u>19-all, 20-all</u> | Lab-8a, <i>Digital Circuits</i> (truth table, 4-bit decoder) Lab-8a Digital video Lab-8a video |
| X Nov 11-13 | Monday Lecture Pulsed ICs Pulsed Lecture | Lecture: Pulsed ICs Digital Summary | <u>21-1/2</u> | <u>Lab-8b, Pulsed Digital</u> (Flip-flops, counter, displays) Lab-8b Pulsed video |
| XI Nov 18-20 WED EXAM | EXAM-II - Wed Final Project | EXAM-II: Magnetoelectronics, Optoelectronics, Digital/Pulsed | | Final Project |
| XII Nov 25-27 | No Lecture | Thanksgiving | | No Lab |
| XIII Dec 2 | Wed Lecture | Future Electronics | | Project PowerPoint due Monday Dec 2 (EG361 or email file) |
| XIV Dec 7-9 | No Classes | | | |



Pulsed Digital Circuits


- Moore's Law

 growth of technology
- Clock Speed
- Flip-flops
 - RS flip-flop
 - clocked FF
 - JK flip-flop
- Lab-8b
 - Digital Counter

Keyboard \rightarrow Computer \rightarrow Monitor

What happens when you press a key on the keyboard?

| est | * | \$ n | 90 * | | | | 92 # | ()-3 (1) | * | 2 P | ¢ 11 | 00 m | |
|-------------|--------|---------|-----------------------|--------|--------|----|---------|-------------|------|--------|---------|---------|---|
| 1 5 1 | 2 | (3 |) <mark>1</mark> 4 | 1 5 |) 6 |]; | 8 | 9 | | | | | 0 |
| ->1 | Q | w | E | R | T | Y | U | 1 | 0 | Р | (L | } | 2 |
| 8 | A | s | D | F | G | н | 1 | K | L | | | 1 | |
| | | z | × | | v | в | N | M | | 2 | ? | | 0 |
| ta com | v) 040 | on come | and least | _ | _ | _ | _ | | mand | option | · | • | · |



Key press sends an ASCII code to the computer. ASCII Code is a number 0-255

Keyboard effectively sends:

- numbers for math
- characters for word processing
- special characters for functions

The computer central processing unit (CPU)

- → converts the ASCII code to **binary** numbers (e.g. 10110...)
- → uses machine code and assembly language to process the information (add/multiply/spell check...)

The memory (ROM/RAM/NonVolatile) stores the information

The graphics card (GPU) converts the information for the monitor


The information from the graphics card (GPU) → converts the information to **pixels** to display on the LCD/LEDs in the monitor.

ANY COMPUTER

All information is coded in NUMBERS.

These numbers can be converted to text, symbols or images.

ASCII Keyboard, Hexadecimal



Mistake: "=" equals "3D_{hex}" not "2B_{hex}"


Moore's Law

The law is named after Intel co-founder Gordon E. Moore, who described the trend in his 1965 paper.

Moore's Law is the observation that, over the <u>history of computing hardware</u>, the number of <u>transistors</u> on <u>integrated circuits</u> doubles about every two years.

Exponential Increase with Time


- <u>memory capacity</u> (Moore to 1965)
- number of transistors, processing speed
- number and size of <u>pixels</u> in <u>cameras</u>




Moore's Law Got Me! **

(1:42, Mythbusters *) <u>What is Moore's Law</u> ** (2:25, 2007) Moore's Law (11:51)


Moore's Law – Computing Power (speed/\$1,000)



Moore's Law – Computing Power/Cost



Today – Pulsed Digital ICs




Digital Pulsed ICs

- One-Shot, Oscillator, Ch-23

 74121 one-shot
 555 timer/oscillator
- Flip-Flops, Ch-21
 - RS flip-flops
 - D flip-flop (D latch)
 - T flip-flop
 - JK flip-flop (toggle)
- Registers and Counters, Ch-24
 - binary counter

Computer Speed – Clock Rate, Architecture, Cores



Measuring Computer Performance – IPS and FLOPS

Instructions per Second (IPS)

Computer performance can be measured in IPS or **MIPS (million IPS).** Examples of **integer** operation include data movement (A to B) or value testing (If A = B, then C). MIPS as a performance benchmark is adequate when a computer is used in database queries, **word processing**, and **spreadsheets** (wiki).

> 2016 - Intel i7 CPU, 238,000 MIPS at 3.0 GHz > 200 billion instructions/second

FLOPS – better measure of performance

In <u>computing</u>, **FLOPS** (for **FL**oating-point **O**perations **Per Second**) is a measure of <u>computer performance</u>, useful in fields of **scientific calculations** that make heavy use of <u>floating-point</u> calculations. For such mathematical cases it is a more accurate measure than the generic <u>IPS</u>.


2017 – using 3 AMD commercial graphic cards (\$2,500) achieved 75 TFLOPS (~ 10¹⁴ operations/sec) Floating point number e.g. **1.528535×10**¹⁵

20-40 IPS ~ 1 FLOPS

Computer performance


| Name | FLOPS |
|------------|------------------|
| yottaFLOPS | 10 ²⁴ |
| zettaFLOPS | 10 ²¹ |
| exaFLOPS | 10 ¹⁸ |
| petaFLOPS | 10 ¹⁵ |
| teraFLOPS | 10 ¹² |
| gigaFLOPS | 10 ⁹ |
| megaFLOPS | 10 ⁶ |
| kiloFLOPS | 10 ³ |

Supercomputer Architecture



2008 IBM Roadrunner > 1 PFLOPS

19,000 processors, 296 computer racks 2.4 MW power, \$100M



Questions?

Pulsed ICs

We will now briefly cover the following pulsed ICs:


Multivibrators


- 74121 One-Shot
- 555 Timer/Oscillator

Flip-Flops

- RS Flip-Flop
- D Flip-Flop
- **T Flip-Flop** (toggle)
- JK Flip-Flop (universal)


74121 One-Shot





555 Timer as a Monostable Multivibrator

555 as Astable Multivibrator (oscillator)




Digital ICs that use Pulses

These include Flip-Flops, Counters, and Displays

Before, we had digital voltages that were more or less constant in time. When sending digital information, or performing computations, you need a train of digital pulses.


→ Sequential Logic

Computers operate by performing logic operations (AND/OR/NOT) sequentially in time. There is a **clock-rate** that runs at GHz pulse rates. Thus, logic gate operations change several times every **nanosecond**. And 64 operations (*64-bit*) can be performed at one time (Parallel Logic).



Flip-Flop Types

Flip-flops are heavily used for digital data transfer and storage and are commonly used in banks called "registers" for the storage of binary numerical data.



See: Flip-flop (electronics) (wiki)

Q and Q

Flip-Flops


Why Flip-Flips?


Basic building block of all **memory**, counters, binary math

What is a Flip-Flop?

"Flip-flop" is the common name given to two-state devices which offer basic memory for <u>sequential</u> <u>logic</u> operations.

- Two outputs, two stable states Outputs (Q, <u>Q</u>), (Q=1 or 0)
- Bistable Multivibrator
 Also called a Latch, pulse sets Q and it remains there







The first electronic flip-flop was invented in 1918 by <u>William Eccles</u> and <u>F. W. Jordan</u>. It consisted of two active elements (<u>vacuum tubes</u>).

RS Flip-Flop

| Example: RS Flip-Flop | | | | | |
|----------------------------|--|--|--|--|--|
| S=Set, R=Reset | | | | | |
| Uses positive-going pulses | | | | | |
| Contains 2 NORs | | | | | |



| Α | В | OR | NOR | | | | |
|---|---|----|-----|--|--|--|--|
| 0 | 0 | 0 | 1 | | | | |
| 0 | 1 | 1 | 0 | | | | |
| 1 | 0 | 1 | 0 | | | | |
| 1 | 1 | 1 | 0 | | | | |




RS Flip-Flop with pulse input


| R | S | new Q | new <u>Q</u> | |
|---|---|--------------|--------------|-------|
| 0 | 0 | nc | - | |
| 0 | 1 | 1 | 0 | set |
| 1 | 0 | 0 | 1 | reset |
| 1 | 1 | ? | ? | |


nc=no change (last value)


Feedback wires maintain constant output values


RS Flip-Flop











RS Flip-Flop with pulse input


| R | S | new Q | new <u>Q</u> | |
|---|---|--------------|--------------|-------|
| 0 | 0 | nc | - | |
| 0 | 1 | 1 | 0 | set |
| 1 | 0 | 0 | 1 | reset |
| 1 | 1 | ? | ? | |

nc=no change (last value)

Questions?

<u>RS</u> Flip-Flop






Uses negative-going pulses Contains 2 NANDs

NAND - any 0 gives a 1

| Α | В | AND | NAND | | | | |
|---|---|-----|------|--|--|--|--|
| 0 | 0 | 0 | 1 | | | | |
| 0 | 1 | 0 | 1 | | | | |
| 1 | 0 | 0 | 1 | | | | |
| 1 | 1 | 1 | 0 | | | | |




<u>RS</u> Flip-Flop with pulse input

| <u>S</u> | <u>R</u> | new Q | new _Q | |
|----------|----------|--------------|---------------|---------|
| 1 | 1 | nc | - | |
| 0 | 1 | 1 | 0 | (set) |
| 1 | 0 | 0 | 1 | (reset) |
| 0 | 0 | ? | ? | |

nc=no change (last value)

Summary: RS and <u>RS</u> Flip-Flops



Don't get confused about the RS or <u>RS</u> notation. **RS refers to a positive-going pulse.** <u>RS</u> refers to a negative-going pulse. Most people simple drop the (NOT) bars on R and S and assume either positive-going or negative-going pulses.




Clocked Flip-Flop

Clock Pulse Notation Clock = CK = CLK = CP = Enable CLK, also called **Enable**

Clock pulse enables inputs

Nothing changes unless there is a clock pulse

CLK = $0 \rightarrow$ no change in outputs CLK = $1 \rightarrow$ new RS changes output







E

Q

Q

D latch Only one input = D plus enable = E


The D Latch captures the value of the D-input whenever enable is on, E=1.

That captured value becomes the Q output. At other times, the output Q does not change.


Value Enabled

Depends on the value of E, not edge triggered.

D-latch and Flip-Flop (0-4:53, shows timing), 15:42




Regular D-latch response



Value Enabled


Clocked D Flip-Flop – Edge Triggered



The D flip-flop captures the value of the D-input at a definite portion of the clock cycle (such as the **rising edge** of the clock). Edge Triggering

That captured value becomes the Q output. At other times, the output Q does not change.

The D flip-flop can be viewed as a **memory cell**, a <u>zero-order hold</u>, or a <u>delay line</u>.



Edge triggering (rising)

* Watch: D-latch and Flip-Flop (11:20-12:10), 15:42

Enabling/Triggering Flip-Flops


skip

D Latch – value enabled


D Flip-Flop – edge triggered

Value Enabling


Regular D-latch response



Edge triggering



JK Flip-Flop




T Flip-Flop: TOGGLE



Clocked T Flip-Flop: TOGGLE

Only one input = T plus clock pulse = CP




If the T input is high, the T flip-flop changes state ("toggles") whenever the clock input is strobed.

Simply $\mathbf{Q} \rightarrow \mathbf{Q}$

If the T input is low, the flip-flop holds the previous value.


This behavior is described by:

 $\mathbf{Q}_{next} = \mathbf{T} \mathbf{Q} + \mathbf{T} \mathbf{Q}$




* Watch: JK and T Flip-Flop, (8:15+) 13:09

Toggle from JK Flip-Flop




Use toggle from JK flip-flop as a **binary counter**



Frequency is $\frac{1}{2}$ $f \rightarrow f/2$

Questions?


Binary Counter, Ch. 24



Binary Number DCBA

| D | С | В | Α | | | |
|----------------|----------------|----------------|----------------|--|--|--|
| 2 ³ | 2 ² | 2 ¹ | 2 ⁰ | | | |
| 8 | 4 | 2 | 1 | | | |
| Q ₂ | Q ₁ | Q ₀ | CLK | | | |
| FF2 | FF1 | FF0 | CLK | | | |

Note: "A" is the least significant bit in DCBA (e.g. 0101)




* Watch: Binary Counter, 20 sec


See **Binary Counter** details, 10 min

Lab-8b Flip-Flop, Counters, Displays

- Design and construct a binary counter circuit using JK flip-flops
- The circuit cycles through the binary numbers 000-111
- Convert binary numbers to BCD
- Light LED digital number display



Lab-8b, Roll the Dice



Note: "A" is the least significant bit (CBA)

Wednesday EXAM-2, Nov 18

Magnetoelectronics Optoelectronics Digital Electronics Pulsed ICs

Due Wed, Nov 18

Homework Ch. 21 Lab-8a and 8b in **one** report

mwisho