2014 INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN
November 3 - 6, 2014 - Hilton San Jose - www.IMEC.com

DEADLINE FOR ELECTRONIC SUBMISSION OF ABSTRACTS:
Monday April 7, 2014 - 5:00pm Pacific Daylight Time (GMT-7)

DEADLINE FOR ELECTRONIC SUBMISSION OF PAPERS:
Monday April 14, 2014 - 5:00pm Pacific Daylight Time (GMT-7)

ORIGINAL TECHNICAL SUBMISSIONS ON, BUT NOT LIMITED TO, THE FOLLOWING TOPICS ARE INVITED:

1) SYSTEM-LEVEL CAD
1.1 System Design:
- System-level specification, modeling, and simulation
- System design flows and methods
- HW/SW co-design, co-simulation, co-optimization, and co-exploration
- HW/SW platforms
- Rapid prototyping
- System design case studies and applications
- System-level issues for 3D integration
- Micro-architectural transformation
- Memory architecture and system synthesis
- System communication architecture
- Network-on-chip design methodologies and CAD
- Network-on-chip design case studies and prototyping

1.2 Embedded Systems Hardware:
- Multi-core/multi-processors systems
- Heterogeneous embedded architectures
- HW/SW co-design for embedded systems
- Static and dynamic reconfigurable architectures
- Memory hierarchies and management
- Custom storage architectures (flash, phase change memory, STT-RAM, etc.)
- Application-specific instruction-set processors (ASIPs)

1.3 Embedded Systems Software:
- Real-time software and operating systems
- Middleware and virtual machines
- Timing analysis and WCET
- Programming models for multi-core systems
- Profiling and compilation techniques
- Design exploration, synthesis, validation, verification, and optimization
- HW/SW security techniques

1.4 Power and Thermal Considerations in System Design:
- Power and thermal estimation, analysis, optimization, and management techniques for hardware and software systems
- Energy- and thermal aware application mapping and scheduling
- Energy- and thermal-aware dark silicon system design and optimization

2) SYNTHESIS, VERIFICATION, AND PHYSICAL DESIGN
2.1 High-Level, Behavioral, and Logic Synthesis and Optimization:
- High-Level/Behavioral/Logic synthesis
- Technology-independent optimization and technology mapping
- Functional and logic timing ECO
- Resource scheduling, allocation, and synthesis
- Interaction between logic synthesis and physical design

2.2 Validation, Simulation, and Verification:
- High-Level/Behavioral/Logic modeling and validation
- High-Level/Behavioral/Logic simulation
- Formal, semi-formal, and assertion-based verification
- Equivalence and property checking
- Emulation and hardware simulation/acceleration
- Post-silicon functional validation

2.3 Cell-Library Design, Partitioning, Floorplanning, Placement:
- Cell-library design and optimization
- Transistor and gate sizing
- High-level physical design and synthesis
- Estimation and hierarchy management
- 2D and 3D partitioning, floorplanning, and placement
- Post-placement optimization
- Buffer insertion and interconnect planning

2.4 Clock Network Synthesis, Routing, and Post-Layout Optimization and Verification:
- 2D and 3D clock network synthesis
- 2D and 3D global and detailed routing
- Package/board-level routing and chip-package-board co-design
- Post-layout/silicon optimization
- Physical verification and design rule checking

3) CAD FOR MANUFACTURABILITY, RELIABILITY, AND TEST
3.1 Design for Manufacturability:
- Process technology characterization, extraction, and modeling
- CAD for design/manufacturing interfaces
- CAD for reticle enhancement and lithography-related design
- Variability analysis and statistical design and optimization
- Yield estimation and design for yield

3.2 Design for Reliability:
- Analysis and optimization for device-level reliability issues (stress, aging effects, ESD, etc.)
- Analysis for interconnect reliability issues (electromigration, thermal, etc)
- Reliability issues related to soft errors
- Design for resilience and robustness

3.3 Testing:
- Digital fault modeling and simulation
- Delay, current-based, low-power test
- ATPG, BIST, DFT, and compression
- Memory test and repair
- Core, board, system, and 3D IC test
- Post-silicon validation and debug
- Analog, mixed-signal, and RF test

4) CAD FOR CIRCUITS, DEVICES, AND INTERCONNECT
4.1 Timing, Power, and Power Networks:
- Deterministic and statistical static timing analysis and optimization
- Power and leakage analysis and optimization
- Circuit and interconnect-level low power design issues
- Power/ground network analysis and synthesis

4.2 Signal Integrity and Devices/Interconnect Modeling and Simulation:
- Signal integrity analysis and optimization
- Package modeling, analysis, and optimization
- EM/EMC simulation and optimization
- Device, interconnect, and circuit modeling, extraction, and simulation
- Behavioral modeling of devices and circuits

4.3 CAD for RF/analog and Multi-Domain Modeling and Analysis:
- CAD for analog, mixed-signal, RF
- CAD for mixed-domain (semiconductor, nanoelectronic, MEMS, and electro-optical) devices, circuits, and systems
- CAD for nanophotonics
- Modeling and Analysis for complex dynamical systems (molecular dynamics, fluid dynamics, computational finance, etc.)

5) CAD FOR EMERGING TECHNOLOGIES AND APPLICATIONS
5.1 Biological Systems and Bio-Electronics:
- CAD for biological computing systems
- CAD for system and synthetic biology
- CAD for bio-electronic devices, bio-sensors, MEMS, and systems

5.2 Nanoscale and Post-CMOS Systems:
- New device structures and process technologies
- New memory technologies (flash, phase change memory, STT-RAM, memristor, etc.)
- Nanotechnologies, nanowires, nanotubes, graphene, etc.
- Quantum computing
- Optical devices and communication
- CAD for bio-inspired and neuromorphic systems

5.3 CAD for Cyberphysical Systems:
- CAD for display electronics
- CAD for automotive systems and mobile electronics
- CAD for sensor networks and Internet-of-things
- Analysis and optimization of data centers
- Green computing (smart grid, energy, solar panels, etc.)

About ICCAD!
ICCAD serves EDA and design professionals, highlighting new challenges and innovative solutions for Integrated Circuit Design Technologies and Systems. ICCAD covers the full range of CAD topics – from device and circuit-level CAD up through system-level CAD and embedded software, as well as CAD for post-CMOS design and novel application areas, such as biology and nanotechnology.

Continued on next page
SUBMISSION DETAILS
Paper submissions must be made through the online submission system at the ICCAD web site: https://www.softconf.com/e/iccad2014
Regular papers will be reviewed as finished papers; preliminary submissions will be at a disadvantage.
Authors are asked to submit their work in two stages. In stage one (abstract submission), a title, abstract, and a list of all co-authors must be submitted via the ICCAD web submission site. In stage two (paper submission), the paper itself is submitted. Authors are responsible for ensuring that their paper submission meets all guidelines, and that the PDF is readable.

DEADLINE FOR ABSTRACT SUBMISSIONS
The submission abstract deadline is 5:00 pm Pacific Daylight Time (GMT-07:00), Monday April 7, 2014. No abstract submissions will be possible after this deadline.
Deadline for Paper Submissions is 5:00 pm Pacific Daylight Time (GMT-07:00), Monday April 14, 2014.
We always have several authors contact the ICCAD office asking for a deadline extension. Due to the limited review cycle, NO extensions are granted for ANY reason.

REGULAR PAPER SUBMISSIONS
• All papers must be in PDF format only, with savable text.
• Each paper must be no more than 8 pages (including the abstract, figures, tables, and references), double-columned, 9pt or 10pt font.
• Your submission must not include information that serves to identify the authors of the manuscript, such as name(s) or affiliation(s) of the author(s), anywhere in the manuscript, abstract, or in the embedded PDF data. References and bibliographic citations to the author(s) own published works or affiliations should be made in the third person.
• Submissions not adhering to these rules, or determined to be previously published (this includes pre-prints publicly available on personal or other websites, such as arXiv, or publicly available internal memoranda with author names divulged) or simultaneously submitted to another conference, or journal, will be summarily rejected. Internal memoranda with full content not publicly available, and with author names not divulged, may be submitted.

IMPORTANT: Final camera-ready versions must be identical to the submitted papers with the following exceptions; inclusion of author names/affiliation, correction of identified errors, addressing reviewer-demanded changes. No other modifications of any kind are allowed including reformatting, restyling, rephrasing, removing figures/results/text, etc. The TPC Chairs reserve the right to finally reject any manuscripts not adhering to these rules. A report detailing all the revisions made must be submitted together with the final camera-ready manuscript once any revision is conducted.

TEMPLATES
Paper templates are available at the ICCAD website; authors are recommended to format their papers based on the templates.

NOTIFICATION OF ACCEPTANCE
Authors will be notified of acceptance on or before Friday, June 20, 2014. Final paper guidelines will be sent at that time.

PROCEEDINGS
The deadline for final papers is Friday, August 8, 2013. Accepted papers are allowed six pages in the conference proceedings free of charge. Each additional page beyond six pages is subject to the page charge at $150.00 per page up to the eight-page limit. IEEE will hold the copyright for ICCAD 2014 proceedings. Authors of accepted papers must sign an IEEE copyright release form for their paper.

CONFERENCE REGISTRATION
At least one author per accepted paper must register by Friday, September 12 at the discounted speaker’s registration rate. Failure to register will result in your paper being removed from the conference proceedings. IEEE reserves the right to exclude a paper from distribution after the conference (e.g., removal from IEEE Xplore) if the paper is not presented at the conference.

ACM/IEEE WILLIAM J. MCCALLA ICCAD BEST PAPER AWARD
Two papers, one from front-end and one from back-end, will be awarded with this prestigious award. The winners will be chosen from nominated papers after a thorough and competitive process by area-specific selection committees and announced at the opening session.

ICCAD TEN-YEAR RETROSPECTIVE MOST INFLUENTIAL PAPER AWARD
One paper from 2004 and 2005 editions of ICCAD will be selected for this outstanding recognition as evidenced by impact on the research community reflected in citations, on the vendor community via its use in an industrial setting, or by initiating new research venues during the past decade. Nominations from the community are welcome and can be sent to Frank Liu, Technical Program Vice-Chair at frankliu@us.ibm.com.

PROPOSALS
Call for Workshop, Tutorial, Special Session, Panel and Keynote Proposals April 29, 2014.

WORKSHOP PROPOSALS
ICCAD provides a vibrant and supportive environment for small-to-medium-sized affiliated workshops. Typical workshops are one-day events on the Thursday of ICCAD, with ICCAD providing all logistical support (registration, lunch, room bookings, hotel, pre-conference financials, etc.) All workshop proposals should be sent to Iris Bahar, Workshop Chair, at iris_bahar@brown.edu.

TUTORIAL PROPOSALS
All ICCAD tutorials are embedded in the main technical program and free to conference attendees, providing value to attendees and a good audience for presenters. Typical tutorials run 1.5-2 hours, although longer tutorials (consisting of two session blocks of 1.5-2 hours each) may be considered. Tutorial suggestions should not exceed two pages, should describe the topic and intended audience, and must include a list of suggested participants with biographical data. Proposals should focus on the state-of-the-art in a specific area of broad interest amongst ICCAD attendees. All tutorial proposals should be sent to Sri Parameswaran, Tutorial Chair, at sridevan@cse.unsw.edu.au.

SPECIAL SESSION PROPOSALS
Special Sessions typically run 1.5-2 hours. Special session proposals should focus on in-depth treatment on a topic of timely interest to the ICCAD audience. Special session proposals should not exceed two pages, should describe the topic and intended audience, and must include a list of suggested participants with biographical data. All special session proposals should be sent to Sri Parameswaran, Special Session Chair, at sridevan@cse.unsw.edu.au.

PANEL PROPOSALS
Panel suggestions should not exceed two pages, should describe the topic and intended audience, and should include a list of suggested participants. Panel suggestions must include a bulleted outline of covered topics. All panel proposals should be sent to Frank Liu, Technical Program Vice-Chair, at frankliu@us.ibm.com.

KEYNOTE PROPOSALS
Keynote proposals should include descriptions of suggested keynote speakers, and the importance of the speech to the ICCAD audience. All keynote proposals should be sent to Yao-Wen Chang, General Chair, at ywchang@cc.ee.ntu.edu.tw.
ICCAD reserves the right to restructure all panel, special session, andTutorial and Special Session Chair: Sri Parameswaran, sridevan@cse.unsw.edu.au
Workshop Chair: Iris Bahar, iris_bahar@brown.edu