You are here

Export 19 results:
Author Keyword Title [ Type(Desc)] Year
Filters: First Letter Of Last Name is M  [Clear All Filters]
A. Momeni, H. Tabkhi, G. Schirner and D. R. Kaeli, "Bridging Architecture and Programming for Throughput-Oriented Vision Processing", International Symposium on Field-Programmable Gate Arrays (FPGA), 02/2015.
K. Moazzami, "Calibrative Source-level Multi-target Performance Estimation", Electrical and Computer Engineering, Boston, Massachusetts, Northeastern University, 08/2014.
Conference Paper
A. Momeni, H. Tabkhi, G. Schirner and D. Kaeli, "Hardware thread reordering to boost OpenCL throughput on FPGAs", ICCD, Phoenix (AZ), International Conference on Computer Design, 2016.
A. Momeni, H. Tabkhi, G. Schirner and D. R. Kaeli, "OpenCL-based optimizations for acceleration of object tracking on FPGAs and GPUs", International Workshop on Architectures and Systems for Real-time Mobile Vision Applications (ASR-MOV), Barcelona, Spain, 03/2016.
A. Momeni, F. Previlion, A. Despopoulos, G. Schirner, J. Kimani and D. Kaeli, "Engaging Sophomores in Embedded Design using Robotics", Workshop on Computer Architecture Education, Portland, OR, 06/2015.
K. Moazzami, S. Patel and G. Schirner, "Rapid, High-Level Performance Estimation for DSE using Calibrated Weight Tables", IESS, Foz do Iguacu, Brazil, 2015.
A. Momeni, H. Tabkhi, Y. Ukidave, G. Schirner and D. Kaeli, Exploring the Efficiency of the OpenCL Pipe Semantic on an FPGA , Boston, MA, International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART), 2015.
R. hao, N. Teimouri, K. Moazzami and G. Schirner, "Modeling and Analysis of SLDL-captured NoC Abstractions", IESS, Foz do Iguacu, Brazil, 2015.
R. Ubal, D. Schaa, P. Mistry, X. Gong, Y. Ukidave, Z. Chen, G. Schirner and D. R. Kaeli, "Exploring the Heterogeneous Design Space for both Performance and Reliability", Design Automation Conference (DAC), San Francisco, CA, 2014.
Y. Ukidave, A. Kavyan Ziabari, P. Mistry, G. Schirner and D. R. Kaeli, "Quantifying the energy efficiency of FFT on heterogeneous platforms", IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013.
N. Teimouri, M. Modarressi and H. Sarbazi-Azad, "Power and Performance Efficient Partial Circuits in Packet-Switched Networks-on-Chip", 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, {PDP} 2013, Belfast, United Kingdom, February 27 - March 1, 2013, 2013.
N. Teimouri, M. Modarressi, A. Tavakkol and H. Sarbazi-Azad, "Energy-Optimized On-Chip Networks Using Reconfigurable Shortcut Paths", Architecture of Computing Systems - {ARCS} 2011 - 24th International Conference, Como, Italy, February 24-25, 2011. Proceedings, 2011.
A. Patooghy, H. Tabkhi and G. S Miremadi, "RMAP: A Reliability-Aware Application Mapping for Network-on-Chips", International Conference on Dependability (DEPEND), 07/2010.
H. Ghasemzadeh-Mohammadi, H. Tabkhi, G. S Miremadi and A. Ejlali, "A cost-effective error detection and roll-back recovery technique for embedded microprocessor control logic", ICM International Conference on Microelectronics, 12/2008.
H. Tabkhi, G. S Miremadi and E. A, "An Asymmetric Checkpointing and Rollback Error Recovery Scheme for Embedded Processors", IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems, 10/2008.
Book Chapter
G. Schirner, R. Dömer and A. Gerstlauer, "High-Level Development, Modeling and Automatic Generation of Hardware-Dependent Software", Hardware-dependent Software, Springer Netherlands, pp. 203-231, 2009.

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer