G. Schirner,
"Analysis and Optimization of Transaction Level Models for Multi-Processor System-on-Chip Design",
Electrical Engineering and Computer Science, vol/lev. PhD, Irvine, CA, University of California, Irvine, 04/2008.

G. Schirner and R. Dömer,
Analysis and Optimization of Fast and Accurate SoC Platform Models
, San Diego, California, In SIGDA PhD Forum at the Design Automation Conference (DAC), 2007.
G. Schirner, A. Gerstlauer and R. Dömer,
"Abstract, Multifaceted Modeling of Embedded Processors for System Level Design",
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, 01/2007.


G. Schirner,
Exploring SW Performance Using Preemptive RTOS Models
, Fairfax, VA, Proceedings of Rapid System Prototyping Symposium, 2010.

G. Schirner, A. Gerstlauer and R. Dömer,
"Fast and Accurate Processor Models for efficient MPSoC Design",
ACM Transactions on Design Automation of Electronic Systems (TODAES), vol/lev. 15, pp. 10:1-10:26, 02/2010.
G. Schirner, T. Harmon and R. Klefstad,
"Late Demarshalling: A Technique for Efficient Multi-language Middleware for Embedded Systems",
Proceedings of the International symposium on Distributed Objects and Applications (DOA), Larnaca, Cyprus, 10/2004.
