You are here

Export 129 results:
Author Keyword [ Title(Desc)] Type Year
Filters: First Letter Of Last Name is S  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
R
J. Zhang, S. Tang and G. Schirner, "Reducing Dynamic Dispatch Overhead (DDO) of SLDL-Synthesized Embedded Software", Asia and South Pacific Design Automation Conference (ASPDAC), Chiba/Tokyo, Japan, 2015.
G. Schirner, D. D. Gajski and S. Abdi, "Requirements and Specification for Multi-Core SW Synthesis", Technical Report TR-08-16, CECS, UC Irvine, 12/2008.
G. Schirner and R. Dömer, "Result Oriented Modeling a Novel Technique for Fast and Accurate TLM", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol/lev. 26, pp. 1688-1699, 09/2007.
N. Teimouri, H. Tabkhi and G. Schirner, "Revisiting Accelerator-Based CMPs: Challenges and Solutions", Design Automation Conference (DAC), San Francisco, Design Automation Conference (DAC), 06/2015, In Press.
S
J. Zhang, H. Qiu, S. Shamsabadi Shamsabadi, R. Birken and G. Schirner, "SIROM - A Scalable Intelligent ROaming Multi-Modal Multi-Sensor Framework", Computer Software and Applications Conference (COMPSAC), 2014.
J. Zhang, H. Qiu, S. Shamsabadi Shamsabadi, R. Birken and G. Schirner, "SIROM - A Scalable Intelligent ROaming Multi-Modal Multi-Sensor Framework", Computer Software and Applications Conference (COMPSAC), 2014.
C. Zhang, H. Tabkhi and G. Schirner, "Studying Inter-Warp Divergence Aware Execution on GPUs", Computer Architecture Letters, 2015.
R. Birken, J. Zhang and G. Schirner, "System Level Design of a Roaming Multi-Modal Multi-Sensor System", Sensor Technologies for Civil Infrastructures: Performance Assessment & Health Monitoring, Woodhead Publishing, 2014.
G. Schirner and R. Dömer, "System Level Modeling of an AMBA Bus", TR-05-03, 04/2005.
G. Schirner, "System Level Modeling of an AMBA Bus", Electrical Engineering and Computer Science, vol/lev. MS, Irvine, CA, University of California, Irvine, 2005.
G. Schirner, "System-Level Design and Estimation", Analog Devices Inc, Norwood, MA, 02/13/12, 2012.
G. Schirner, "System-Level Design Mitigating Embedded System Design Challenges", Qualcomm , New England, Boxborough, MA, 08/2012.
G. Schirner, "System-Level Design Mitigating Embedded System Design Challenges", Embedded Technology Conference, San Jose, Costa Rica, 02/2012.
G. Schirner, "System-Level Design Mitigating Embedded System Design Challenges", Worchester Polytechnic Institute, Worchester, MA, 02/03/11, 2011.
G. Schirner, "System-Level Design of Human-in-the-Loop Cyber-Physical Systems", New England CPS, Natick, MA, 5/2012.
G. Schirner, "System-Level Development of Embedded Software", Asia and South Pacific Design Automation Conference (ASPDAC) , Taipei, Taiwan, 01/2010.
G. Schirner, A. Gerstlauer and R. Dömer, "System-level development of embedded software", In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), 2010.
P. Chandraiah, G. Schirner, N. Srinivaz and R. Dömer, "System-On Chip Modeling and Design: A Case Study on MP3 Decoder", TR-04-17, CECS, UC Irvine, 06/2004 .
P. Chandraiah, G. Schirner, N. Srinivaz and R. Dömer, "System-On Chip Modeling and Design: A Case Study on MP3 Decoder", TR-04-17, CECS, UC Irvine, 06/2004 .
A. Gerstlauer, G. Schirner, D. Shin, J. Peng and R. Dömer, "System-On-Chip Component Models", TR-06-10, CECS, UC Irvine, 05/2006.
A. Gerstlauer, G. Schirner, D. Shin, J. Peng and R. Dömer, "System-On-Chip Component Models", TR-06-10, CECS, UC Irvine, 05/2006.

Pages

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer