Y. Hwang, G. Schirner, S. Abdi and D. D. Gajski,
"Accurate Timed RTOS Model for Transaction Level Modeling",
Proceedings of Design Automation and Test in Europe (DATE), Dresden, Germany, 2010.

A. Gerstlauer and G. Schirner,
"Platform Modeling for Exploration and Synthesis",
In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Piscataway, NJ, USA, IEEE Press, 2010.

G. Schirner,
Exploring SW Performance Using Preemptive RTOS Models
, Fairfax, VA, Proceedings of Rapid System Prototyping Symposium, 2010.

Y. Hwang, G. Schirner and S. Abdi,
"Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support",
Analysis, Architectures and Modelling of Embedded Systems, Springer Berlin Heidelberg, 2009.

S. Abdi, G. Schirner, I. Viskic, H. Cho, Y. Hwang, L. Yu and D. D. Gajski,
"Hardware-dependent Software synthesis for many-core embedded systems",
In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, 01/2009.

G. Schirner, A. Gerstlauer and R. Dömer,
"Abstract, Multifaceted Modeling of Embedded Processors for System Level Design",
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, 01/2007.


G. Schirner and R. Dömer,
Analysis and Optimization of Fast and Accurate SoC Platform Models
, San Diego, California, In SIGDA PhD Forum at the Design Automation Conference (DAC), 2007.