You are here

Export 107 results:
Author Keyword Title Type [ Year(Asc)]
Filters: Author is Gunar Schirner  [Clear All Filters]
2013
Y. Ukidave, A. Kavyan Ziabari, P. Mistry, G. Schirner and D. R. Kaeli, "Quantifying the energy efficiency of FFT on heterogeneous platforms", IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), 2013.
2012
H. Tabkhi and G. Schirner, "AFReP: Application-guided Function-level Registerfile power-gating for embedded processors", International Conference on Computer-Aided Design (ICCAD), 2012.
H. Tabkhi and G. Schirner, "Application-specific power-efficient approach for reducing register file vulnerability", Design Automation and Test In Europe (DATE), 2012.
H. Tabkhi and G. Schirner, "ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors", IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), 2012.
G. Schirner, "Hardware/Software Co-Design: System Synthesis Using MATLAB and Simulink", Mathworks, Natick, MA, 04/2012.
G. Schirner, "The Integration of Algorithm Development Into System Level Design", Mathworks, Natick, MA, 04/09/12, 2012.
M. Ravel, G. Schirner and D. R. Kaeli, "A Mobile Platform Approach to integrating active learing accross the EE/CE/ICT Engineering Curriculum", Proceedings of the European Workshop on Microelectronics Education, Grenoble, France, 05/2012.
G. Schirner, "System-Level Design and Estimation", Analog Devices Inc, Norwood, MA, 02/13/12, 2012.
G. Schirner, "System-Level Design Mitigating Embedded System Design Challenges", Qualcomm , New England, Boxborough, MA, 08/2012.
G. Schirner, "System-Level Design Mitigating Embedded System Design Challenges", Embedded Technology Conference, San Jose, Costa Rica, 02/2012.
G. Schirner, "System-Level Design of Human-in-the-Loop Cyber-Physical Systems", New England CPS, Natick, MA, 5/2012.
R. Birken, G. Schirner and M. Wang, "VOTERS: Design of a Mobile Multi-Modal Multi-Sensor System", International Workshop on Knowledge Discovery from Sensor Data, 08/2012.
2010
Y. Hwang, G. Schirner, S. Abdi and D. D. Gajski, "Accurate Timed RTOS Model for Transaction Level Modeling", Proceedings of Design Automation and Test in Europe (DATE), Dresden, Germany, 2010.
G. Schirner, Exploring SW Performance Using Preemptive RTOS Models , Fairfax, VA, Proceedings of Rapid System Prototyping Symposium, 2010.
G. Schirner, A. Gerstlauer and R. Dömer, "Fast and Accurate Processor Models for efficient MPSoC Design", ACM Transactions on Design Automation of Electronic Systems (TODAES), vol/lev. 15, pp. 10:1-10:26, 02/2010.
A. Gerstlauer and G. Schirner, "Platform Modeling for Exploration and Synthesis", In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), Piscataway, NJ, USA, IEEE Press, 2010.
G. Schirner, A. Gerstlauer and R. Dömer, "System-level development of embedded software", In Proceedings of Asia and South Pacific Design Automation Conference (ASP-DAC), 2010.
G. Schirner, "System-Level Development of Embedded Software", Asia and South Pacific Design Automation Conference (ASPDAC) , Taipei, Taiwan, 01/2010.
2009
Y. Hwang, G. Schirner and S. Abdi, "Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support", Analysis, Architectures and Modelling of Embedded Systems, Springer Berlin Heidelberg, 2009.

Pages

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer