"Automatic TLM Generation for Early Validation of Multicore Systems",
IEEE Design and Test of Computers
, vol/lev. 28, pp. 10-19, 2011.
"Automatic Specification Granularity Tuning for Design Space Exploration",
Proceedings of the ACM/IEEE Conference on Design, Automation & Test in Europe (DATE)
, Dresden, Germany, 03/2014.
"Automatic Generation of Cycle-Approximate TLMs with Timed RTOS Model Support",
Analysis, Architectures and Modelling of Embedded Systems
, Springer Berlin Heidelberg, 2009.
"Analysis and Optimization of Transaction Level Models for Multi-Processor System-on-Chip Design",
Electrical Engineering and Computer Science
, vol/lev. PhD, Irvine, CA, University of California, Irvine, 04/2008.
Analysis and Optimization of Fast and Accurate SoC Platform Models
, San Diego, California, In SIGDA PhD Forum at the Design Automation Conference (DAC), 2007.
"Accurate Timed RTOS Model for Transaction Level Modeling",
Proceedings of Design Automation and Test in Europe (DATE)
, Dresden, Germany, 2010.
"Abstract, Multifaceted Modeling of Embedded Processors for System Level Design",
Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC)
, Yokohama, Japan, 01/2007.
"Abstract Communication Modeling: A Case Study Using the CAN Automotive Bus",
From Specification to Embedded Systems Application
, Manaus, Brazil, Springer, 08/2005.