You are here

Application-specific power-efficient approach for reducing register file vulnerability

This paper introduces a power efficient approach for improving reliability of heterogeneous register files in embedded processors. The approach is based on the fact that control applications have high demands in reliability, while many special-purpose register are unused in a considerable portion of execution. The paper proposes a static application binary analysis which is applied at function-level granularity and offers a systematic way to manage the RF's protection by mirroring the content of used registers into unused ones. The simulation results on an enhanced Blackfin processor demonstrate that Register File Vulnerability Factor (RFVF) is reduced from 35% to 6.9% in cost of 1% performance lost on average for control applications from Mibench suite.

Appeared in:
Design Automation and Test In Europe (DATE)
Related Research:  Cross Layer Optimizations for Processors with Large Register Files

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer