Congrats to Hamed for his recently accepted journal in IEEE Embedded Systems Letters in which he shows an overview of the Function-Level Processor Architecture [1]

References

1. H. Tabkhi, R. Bushey and G. Schirner, Function-Level Processor (FLP): A High Performance, Minimal Bandwidth, Low Power Architecture for Market-Oriented MPSoCs, IEEE Embedded Systems Letters (accepted 5/20/14), 05/2014
   
   • DOI
   • Google Scholar
   • BibTex
   • RIS